Abstract—We present a memory-efficient algorithm and its implementation for solving multidimensional numerical integration on a cluster of compute nodes with multiple GPU devices per node. The effective use of shared memory is important for improving the performance on GPUs, because of the bandwidth limitation of the global memory. The best known sequential algorithm for multidimensional numerical integration CUHRE uses a large dynamic heap data structure which is accessed frequently. Devising a GPU algorithm that caches a part of this data structure in the shared memory so as to minimize global memory access is a challenging task. The algorithm presented here addresses this problem. Furthermore, we propose a technique to scale this algorithm to multiple GPU devices. The algorithm was implemented on a cluster of Intel® Xeon® CPU X5650 compute nodes with 4 Tesla M2090 GPU devices per node. We observed a speedup of up to 240 on a single GPU device as compared to a speedup of 70 when memory optimization was not used. On a cluster of 6 nodes (24 GPU devices) we were able to obtain a speedup of up to 3250. All speedups here are with reference to the sequential implementation running on the compute node.

I. INTRODUCTION AND MOTIVATION

Multidimensional numerical integration is one of the most important and widely used computational problem in various fields of computational science. Examples include lattice QCD simulations, simulation of coherent synchrotron radiation in charged particle beams via multidimensional space-time integration of retarded potentials, solution of the Navier-Stokes equations using spectral element methods requiring the ability to perform multidimensional integration for billions of points, quantum mechanics calculations and others.

Many numerical algorithms have been developed, and are part of standard numerical libraries such as NAG, IMSL, QUADPACK, CUBA and others [1]–[4]. Providing a reliable estimate for the integral at higher dimension requires considerable amount of CPU time, and often this has to be done with efficient parallel algorithms. However, only a few deterministic parallel algorithms have been developed for adaptive multidimensional numerical integration [5]–[8]. Some of the existing parallel algorithms are a simple extension of their sequential counterparts, utilizing the multitreading nature of the multicore CPU platform and resulting in a moderate speedup.

Recent emergence of accelerator technologies and multicore architectures with CUDA-enabled GPUs, provides the opportunity to significantly improve the performance of adaptive multidimensional integration on commonly available and inexpensive hardware. The advent of multi-core CPUs with support of multiple GPUs in a cluster has ensured the scalability of the general purpose computing on GPUs. OpenMP and Message Passing Interface (MPI) programming are often used to manage the GPUs in a cluster.

Multidimensional adaptive numerical integration has been implemented on GPU platform [8] using a single Tesla M2090 device [9]. This implementation exploits the power of a single GPU device to accelerate the integral evaluation and obtains a speedup of up to 100 as compared against the fastest sequential implementations. In spite of the computing power of the GPUs, this implementation does not fully exploit the benefit of the hardware. The performance is limited by the frequent access to the global memory. These accesses are the result of storing dynamic heap data structure required by the algorithm in the global memory.

The algorithm presented here addresses this problem by
caching a part of the heap data structure in the shared memory. Furthermore we propose a technique to scale this algorithm to multiple GPU devices. The algorithm was implemented on a cluster of

Furthermore we propose a technique to scale this algorithm to multiple GPU devices. The algorithm was implemented on a cluster of Intel® Xeon® CPU X5650 compute nodes with 4 Tesla M2090 GPU devices per node using OpenMP and Message Passing Interface (MPI). We observed a speedup of up to 240 on a single GPU device as compared to a speedup of 70 when memory optimization was not used. On a cluster of 6 nodes (24 GPU devices) we were able to obtain a speedup of up to 3250. All speedups here are with reference to the sequential implementation running on the compute node.

The remainder of the paper is organized as follows. In section II we briefly overview deterministic methods for adaptive integration and the related work on GPU based algorithms. The memory-efficient algorithm and its implementation is described in section III. In section IV we extend the memory-efficient algorithm to multiple GPU devices. Finally, in section V we discuss our findings and outline the future work.

II. BACKGROUND

A. Adaptive Multidimensional Integration

Adaptive integration is a recursive technique in which a quadrature rule is applied on an integration region to compute the integral estimate and the error estimate associated with that region. The region is subdivided if the quadrature rule estimates for the integral has not met the required accuracy. The subdivided regions repeat the above steps recursively until the error estimate of the associated integration region meets the required accuracy. Many different adaptive integration methods have been developed in the past [5], [6], [10]–[13]. Classical methods for 1-D adaptive integration include Simpson’s method, Newton-Cotes 8-point method and Gauss-Kronrod 7/15-point and 10/21-point methods. Some of them have been extended to higher dimension [13].

An extension of 1-D quadrature rules for multidimensional integral is characterized by the exponential growth of functional evaluations with increasing dimension of integration region. For example, applying a Gauss-Kronrod 7/15-point along each coordinate axis of a n-dimensional integral requires $15^n$ evaluations of the integrand. Thus, an efficient integration algorithm for use in higher dimensions should be adaptive in the entire n-D space, CUHRE is one such open source algorithm which is available as a part of CUBA library [4], [14]. Even though the CUHRE method uses much fewer points, in practice it compares fairly well with other adaptive integration methods in terms of accuracy [15].

B. Overview of CUHRE

In this section we describe the sequential CUHRE algorithm for multidimensional integration. The integrals have the form

$$\int_{a_1}^{b_1} \int_{a_2}^{b_2} \cdots \int_{a_n}^{b_n} f(x) dx,$$

(1)

where $x$ is an $n$-vector, and $f$ is an integrand. We use $[a, b]$ to denote the hyper rectangle $[a_1, b_1] \times [a_2, b_2] \times \cdots \times [a_n, b_n]$.

The heart of the CUHRE algorithm is the procedure $C$-RULES($[a, b], f, n$) which outputs a triple $(I, \varepsilon, \kappa)$ where $I$ is an estimate of the integral over $[a, b]$ (Equation 1), $\varepsilon$ is an error estimate for $I$, and $\kappa$ is the axis along which $[a, b]$ should be split if needed. An important feature of $C$-RULES is that it evaluates the integrand only for $2^n + p(n)$ points where $p(n) = \Theta(n^3)$ [5]. This is much fewer than $15^n$ function evaluations required by a straightforward adaptive integration scheme based on 7/15-point Gauss-Kronrod method.

We now give a high-level description of the CUHRE algorithm (Algorithm 1). The algorithm input is $n$, $a$, $b$, $f$, a relative error tolerance parameter $\tau_{rel}$ and an absolute error tolerance parameter $\tau_{abs}$, where $a = (a_1, a_2, ..., a_n)$ and $b = (b_1, b_2, ..., b_n)$. In the description provided below, $H$ is a priority queue of 4-tuples ($x$, $y$, $I$, $\varepsilon$, $\kappa$) where $[x, y]$ is a subregion, $I$ is an estimate of the integral over this region, $\varepsilon$ an estimate of the error and $\kappa$ the dimension along which the subregion should be split if needed. The parameter $\varepsilon$ determines the priority for extraction of elements from the priority queue. The algorithm maintains a global error estimate $\varepsilon^g$ and a global integral estimate $I^g$. It repeatedly splits the region with greatest local error estimate and updates $\varepsilon^g$ and $I^g$. Finally, the algorithm terminates when the $\varepsilon^g \leq \max(\tau_{abs}, \tau_{rel}|I^g|)$ and outputs integral estimate $I^g$ and error estimate $\varepsilon^g$.

Algorithm 1 SEQUENTIAL-CUHRE($n$, $a$, $b$, $f$, $\tau_{rel}$, $\tau_{abs}$)

1: $(I^g, \varepsilon^g, \kappa) \leftarrow C$-RULES($[a, b], f, n$)
2: $H \leftarrow \emptyset$
3: INSERT($H$, ($[a, b], I^g, \varepsilon^g, \kappa$))
4: while $\varepsilon^g > \max(\tau_{abs}, \tau_{rel}|I^g|)$ do
5: \hspace{1em} ($[a, b], I, \varepsilon, \kappa) \leftarrow$ EXTRACT-MAX($H$)
6: \hspace{2em} $\varepsilon' \leftarrow |(a_1, a_2, \ldots, (a_{\kappa} + b_{\kappa})/2, \ldots, a_n)|$
7: \hspace{2em} $\varepsilon' \leftarrow |(b_1, b_2, \ldots, (a_{\kappa} + b_{\kappa})/2, \ldots, b_n)|$
8: \hspace{2em} $(I_{left}, \varepsilon_{left}, \kappa_{left}) \leftarrow C$-RULES($[a', b'], f, n$)
9: \hspace{2em} $(I_{right}, \varepsilon_{right}, \kappa_{right}) \leftarrow C$-RULES($[a', b'], f, n$)
10: $I^g \leftarrow I^g - I + I_{left} + I_{right}$
11: $\varepsilon^g \leftarrow \varepsilon^g - \varepsilon + \varepsilon_{left} + \varepsilon_{right}$
12: INSERT($H$, ($[a, b], I_{left}, \varepsilon_{left}, \kappa_{left}$))
13: INSERT($H$, ($[a', b'], I_{right}, \varepsilon_{right}, \kappa_{right}$))
14: end while
15: return $I^g$ and $\varepsilon^g$

C. CUDA and GPU Architecture

Compute Unified Device Architecture (CUDA) [16] is a parallel computing platform and programming model for designing computations on the GPU. At the hardware level, a CUDA-enabled GPU device is a set of Single Instruction Multiple Data (SIMD) stream multi-processors (SM) with several stream processors (SP) each. Each SP has a limited number of registers and a private local memory. Each SM contains a global/device memory shared among the SPs within the same SM. Thread synchronization through shared memory
is only supported between threads running on the same SM. Shared memory is managed explicitly by the programmers. The access to shared memory and register is much faster than access to global memory. The latency of accessing global memory. The access to shared memory and register is much faster than the user-specified error tolerance. It then calculates the subregions in parallel where the error estimate is greater than the error for subdivision. This EXTRACT-MAX procedure requires \( \Theta(p) \) accesses to the global memory on every stage, where \( p \) is size of the subregion list maintained by a thread. The subregion record with largest estimated error is divided along the chosen axis to generate two new subregion records, and then the algorithm performs C-RULE evaluations on each of these new subregion record thereby updating the subregion record list. Every stage of the algorithm requires \( \Theta(16(n + 2)) \) bytes of read from the subregion list and \( 32(n + 2) \) bytes of writes to the subregion list. The number of stages and the size of subregion list associated with each thread are often in the orders of hundreds to few thousands and thus increasing the number of global memory accesses. Besides the EXTRACT-MAX procedure, even the application of C-RULE on a subregion record requires frequent access to a subregion record stored in the global memory. The overall performance is significantly affected by the memory performance, because the SECONDPHASE kernel typically involves frequent access to global memory which results in increase in latency and thereby reducing the overall throughput.

### A. Using Caching to Avoid Global Memory Accesses

We observe that the most frequently accessed data from the global memory is the list of subregion records. The entire subregion list cannot fit in the shared memory due to its large

Algorithm 3 SECONDPHASE \((n, f, \tau_{rel}, \tau_{abs}, L, I^g, \varepsilon^g)\)

1: for \( j = 1 \) to \(|L|\) parallel do
2:     Let \( [a_j, b_j] \) be the \( j^{th} \) record in \( L \)
3:     \((I_j, \varepsilon_j) \leftarrow \text{SEQUENTIALCUHRE}(n, a_j, b_j, f, \tau_{rel}, \tau_{abs})\)
4: end for
5: \( I^g \leftarrow I^g + \sum_{[a_j, b_j] \in L} I_j \)
6: \( \varepsilon^g \leftarrow \varepsilon^g + \sum_{[a_j, b_j] \in L} \varepsilon_j \)
7: return \( I^g \) and \( \varepsilon^g \)

### III. A MEMORY-EFFICIENT ALGORITHM

We first look at the limitation of Algorithm 3 in terms of access to the global memory. The global memory access issue is relevant in the second phase of the algorithm. The SECONDPHASE kernel implements the modified version of SEQUENTIALCUHRE on every GPU thread to estimate the integral value for the subregion assigned to it. Many threads are created in an attempt to hide the latency of global memory by overlapping the execution. A thread in the SECONDPHASE kernel maintains a list of subregion record in the global memory. Subregion record is a C-language struct containing the subregion \([a, b] \), C-RULE output triplet \((I, \varepsilon, \kappa)\) for this subregion and a count on number of times the region was subdivided. With double precision representation, we require a total of \( 16(n + 2) \) bytes of global memory to store a single subregion record.

The CUHRE algorithm proceeds from one stage to next by always choosing the subregion record with largest estimated error for subdivision. This EXTRACT-MAX procedure requires \( \Theta(p) \) accesses to the global memory on every stage, where \( p \) is size of the subregion list maintained by a thread. The subregion record with largest estimated error is divided along the chosen axis to generate two new subregion records, and then the algorithm performs C-RULE evaluations on each of these new subregion record thereby updating the subregion record list. Every stage of the algorithm requires \( \Theta(16(n + 2)) \) bytes of read from the subregion list and \( 32(n + 2) \) bytes of writes to the subregion list. The number of stages and the size of subregion list associated with each thread are often in the orders of hundreds to few thousands and thus increasing the number of global memory accesses. Besides the EXTRACT-MAX procedure, even the application of C-RULE on a subregion record requires frequent access to a subregion record stored in the global memory. The overall performance is significantly affected by the memory performance, because the SECONDPHASE kernel typically involves frequent access to global memory which results in increase in latency and thereby reducing the overall throughput.

### A. Using Caching to Avoid Global Memory Accesses

We observe that the most frequently accessed data from the global memory is the list of subregion records. The entire subregion list cannot fit in the shared memory due to its large

Algorithm 2 FIRSTPHASE \((n, a, b, f, d, \tau_{rel}, \tau_{abs}, L_{max})\)

1: \( I^P \leftarrow 0\), \( I^g \leftarrow 0\), \( \varepsilon^P \leftarrow 0\), \( \varepsilon^g \leftarrow \infty\)
   \(\triangleright I^P, \varepsilon^P \) - sum of integral and error estimates for the “good” subregions
   \(\triangleright I^g, \varepsilon^g \) - sum of integral and error estimates for all subregions
2: \( L \leftarrow \text{INIT-PARTITION}(a, b, L_{max}, n)\)
3: while \(|L| < L_{max}\) and \((|L| \neq 0)\) and \(\varepsilon^g > \max(\tau_{abs}, \tau_{rel} |I^P|)\) do
4:     \(S \leftarrow \emptyset\)
5:     for all \( j \) in parallel do
6:         \((I_j, \varepsilon_j, \kappa_j) \leftarrow \text{C-RULES}(L[j], f, n)\)
7:         \(\text{INSERT}(S, (L[j], I_j, \varepsilon_j, \kappa_j))\)
8:     end for
9:     \(L \leftarrow \text{PARTITION}(S, L_{max}, \tau_{rel}, \tau_{abs})\)
10: \((I^P, \varepsilon^P, I^g, \varepsilon^g) \leftarrow \text{UPDATE}(S, \tau_{rel}, \tau_{abs}, I^P, \varepsilon^P)\)
11: end while
12: return \((L, I^P, \varepsilon^P, I^g, \varepsilon^g)\)
size. We propose a caching scheme for storing a partial list of subregion records with the highest error estimates in the shared memory. Since the per-block shared memory is limited, we need to restructure the Algorithm 3 so that a block of threads works on subregion instead of a single thread. This means that for loop in Algorithm 3 is parallelized such that each subregion is mapped to a block of threads. The C-RULE function evaluations in the SequentialCUHRE procedure are distributed equally among the available threads in a block.

A block in the new SecondPhase kernel works independent of the other blocks in estimating the integral value of the subregion assigned to them. Each block maintains a list of subregion record in the memory, which is split between per-block shared memory and global memory. The subregion records stored in shared memory is composed of subregions with higher error estimates than the records stored in global memory. The maximum number of records that can fit in the shared memory often depends on the dimensionality of the problem.

The extract-max procedure for the new algorithm differs from the one used in Algorithm 3. The pseudocode for the procedure Extract-Max is provided in Listing 1 where H is the subregion list stored in shared memory and G is the subregion list stored in global memory and H_{max} is the maximum number of subregion records that can fit in the shared memory. The SequentialCUHRE iterates through each stage of the algorithm by processing the subregion records in the shared memory until the size of H exceeds H_{max}. At this point, all the newly-generated H_{max} subregions records are inserted to the subregions list G in global memory. All insertions to list G are coalesced. Shared memory is then reset and the top H_{max}/2 records with maximum error are inserted to the list H from G using the GM-Extract-Max routine. At every stage, the subregions with largest estimated errors are assured to be stored in the list H until the list size exceeds H_{max}. SM-Extract-Max(H) returns the subregion with largest estimated error from list H. The subregion list G is accessed once in every H_{max}/2 iterations of the algorithm, which reduce the frequency of global memory access by a factor of H_{max}/2.

The benefit of using shared memory will be more prominent when the integrand associated with a region requires less than H_{max} subregions to converge, then no access is made to global memory because shared memory can store all the subregions required in the computation. When the integrand requires more than H_{max} subregions to converge then the last set of subregions in the shared memory are never written back to global memory. The performance benefit achieved from these factors potentially reduce the data transfer between global memory and shared memory thereby contributing to the reduction of overall execution time.

In addition to these improvements to reduce access to global memory we make two more improvements to the algorithm.

**Efficient retrieval of subregions:** GM-Extract-Max procedure on the list G is implemented using parallel reduce algorithm. The parallel reduce algorithm works by copying the error estimates of the subregion records in G to a new memory location along with the index of each record. This array of error estimates is reduced in parallel to obtain the top H_{max}/2 error estimates. At this stage, the shared memory has been reset and has no valuable information. This allows the reuse of entire shared memory during the parallel reduction operation. The parallel reduction is implemented in shared memory until the size of error estimates array exceeds the available shared memory. When the size of this array grows beyond the available shared memory, then the implementation is moved to global memory. This approach offers a substantial performance benefit especially when the integrand requires fewer subregions to converge.

**Use of constant memory:** We use the constant memory to store the C-RULE parameters that do not change during the algorithm execution such as evaluation points on a unit hypercube, and the corresponding weights. This provides a significant performance improvement as compared to storing them in global memory. Before invoking the GPU kernels on a set of subregions, all these C-RULE parameters are loaded into constant memory. The 64KB memory capability of the constant memory limits the number of parameters that can be stored in the constant space. Structure and representation of C-RULE parameters are optimized to best fit in the available constant memory.

**IV. A Multi-GPU Approach**

The general idea is to extend the memory-efficient algorithm across a cluster of compute nodes with multiple GPU devices per node. This involves dividing the subregions generated by the FirstPhase kernel equally among the available GPU devices and implementing the SecondPhase kernel on each
of these device. The pseudocode for FIRSTPHASE is provided in Algorithm[2] The algorithm here creates a list of subregions for the whole region [a, b], with at least L_{max} elements for which further computation is necessary for estimating the integral to desired accuracy. The optimal value of L_{max} is estimated based on the target architecture and the number of available GPU devices. For our implementation we have used L_{max} = 2048d, where d is the number GPU devices. The generated list of subregions are equally partitioned among the available GPU devices and each partition is assigned to a GPU device implementing the SECONDPHASE kernel.

Communication between GPU devices attached to a compute node are handled using OpenMP, whereas the communication between the compute nodes are handled using MPI programming. All the memory transfers between GPU devices at a node are done using the host (compute node) as an intermediary. The algorithm starts by creating an MPI process for each compute node. One of the MPI process initializes the c-rule parameters and implements the FIRSTPHASE on a single GPU device to generate a list of subregions. The generated list is transferred to the host memory where it is partitioned equally among the available compute nodes. Each of these partitions are distributed to the compute nodes using MPI routines. Compute nodes in the cluster receives a set of subregions from the node implementing FIRSTPHASE. These subregions are further partitioned among the available GPU devices at the compute node. Using OpenMP routines, each node creates a thread for every GPU device attached to it. A thread running at the compute node initializes the assigned GPU device and transfers the subregion list to the GPU device memory. SECONDPHASE is executed is parallel by all the threads at the compute node. After completion of SECONDPHASE, the results are transferred back to the node implementing FIRSTPHASE using MPI routines. In our implementation we make use of CUDA-based THRUST library [18], [19] to perform common numerical operations such as summation and prefix scan [20]. These operations are often used in reducing the results obtained from each device.

The scalability of multi-GPU approach often depends on the cluster size and nature of integrand. When the integrand converge to the required accuracy during the FIRSTPHASE, then the SECONDPHASE is never used. The overall performance for such integrands is not affected by the cluster size beyond a threshold. However, this scenario is not common with the poorly behaved integrands that is often encountered in science.

V. PERFORMANCE/EXPERIMENTAL RESULTS

Our experiments for single GPU versions were carried out on a NVIDIA Tesla M2090 GPU device installed on a compute node (host) with Intel® Xeon® CPU X5650, 2.67GHz. A Tesla M2090 offers 6GB of GDDR5 on-board memory and 512 streaming processor cores (1.3 GHz) that delivers a peak performance of 665 Gigaflops in double precision floating point arithmetic. The interconnection between the host and the device is via a PCI-Express Gen2 interface. The experiments for multiple GPU approach were carried out on a cluster of 6 Intel® Xeon® CPU X5650 compute nodes with 4 NVIDIA Tesla M2090 GPU devices on each compute node. The GPU code was implemented using CUDA 4.0 programming environment. The source code of our multi-GPU implementation is made available at https://github.com/akkamesh/GPUComputing.

We carried out our evaluation on a set of challenging functions which require many integrand evaluations for attaining the prescribed accuracy. We use the battery of benchmark functions (Table I) which is representative of the type of integration that is often encountered in science: oscillatory, strongly peaked and of varying scales. These kinds of poorly-behaved integrands are computationally costly, which is why they greatly benefit from a parallel implementation. The region of integration for all the benchmark functions in our experiments is a unit hypercube [0,1]^n. For comparison, we use the sequential C-implementation of CUBA package [4], [14] that was executed on the host machine. All the GPU kernels in our experiments are executed with a block size of 256 threads and H_{max} is chosen to be 128 records.

Table II compares the performance results for sequential implementation, previous implementation (without memory optimization) on one device, and an memory optimized implementation with one and 24 devices for a subset of functions from the benchmark suite. The dimension and accuracy for these functions are chosen based on the highest value of these parameters at which the sequential implementation was able to compute the results before reaching the limit for total function evaluations of 10^9.

A. Implementation on a Single GPU

Figure 1 illustrates speedup plot for the previous implementation (without memory optimization) and the implementation with memory optimization for the function f_2(x) in 4-D space against the relative error \( \tau_{rel} \). This speedup behavior shown in Figure 1 is similar for other functions in the benchmark suite. Speedup here is computed with reference to the sequential implementation running on the compute node. We observe that the memory optimized GPU implementation improves the speedup by a factor of up to 240 as compared to a speedup of 70 when memory optimization was not used.

We have mainly optimized the SECONDPHASE on GPU, and for FIRSTPHASE the implementation is similar for both the approaches except for some minor modifications. Table III

<table>
<thead>
<tr>
<th>Benchmark Functions</th>
<th>Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_1(x)</td>
<td>[ f_1(x) = \left[ \alpha + \cos^2 \left( \sum_{i=1}^{n} x_i^2 \right) \right]^{-2}, \text{ where } \alpha = 0.1 ]</td>
</tr>
<tr>
<td>f_2(x)</td>
<td>[ f_2(x) = \cos \left( \prod_{i=1}^{n} \cos \left( 2^i x_i \right) \right) ]</td>
</tr>
<tr>
<td>f_3(x)</td>
<td>[ f_3(x) = \sin \left( \prod_{i=1}^{n} i \arcsin(x_i) \right) ]</td>
</tr>
<tr>
<td>f_4(x)</td>
<td>[ f_4(x) = \sin \left( \prod_{i=1}^{n} \arcsin(x_i) \right) ]</td>
</tr>
</tbody>
</table>

Table I: n-D benchmark functions.
Without Memory Optimization

<table>
<thead>
<tr>
<th>Function</th>
<th>(n)</th>
<th>(\tau_{rel})</th>
<th>Sequential Time (sec.)</th>
<th>Without Memory Optimization</th>
</tr>
</thead>
<tbody>
<tr>
<td>(f_1(x))</td>
<td>7</td>
<td>(10^{-9})</td>
<td>2349</td>
<td>54.76</td>
</tr>
<tr>
<td>(f_2(x))</td>
<td>4</td>
<td>(10^{-4})</td>
<td>3621</td>
<td>52.85</td>
</tr>
<tr>
<td>(f_3(x))</td>
<td>4</td>
<td>(10^{-9})</td>
<td>286</td>
<td>28.98</td>
</tr>
<tr>
<td>(f_4(x))</td>
<td>7</td>
<td>(10^{-4})</td>
<td>9876</td>
<td>279.39</td>
</tr>
</tbody>
</table>

With Memory Optimization

<table>
<thead>
<tr>
<th>Function</th>
<th>(n)</th>
<th>(\tau_{rel})</th>
<th>Sequential Time (sec.)</th>
<th>With Memory Optimization</th>
</tr>
</thead>
<tbody>
<tr>
<td>(f_1(x))</td>
<td>7</td>
<td>(10^{-9})</td>
<td>54.76</td>
<td>18.12</td>
</tr>
<tr>
<td>(f_2(x))</td>
<td>4</td>
<td>(10^{-4})</td>
<td>68.52</td>
<td>15.10</td>
</tr>
<tr>
<td>(f_3(x))</td>
<td>4</td>
<td>(10^{-9})</td>
<td>9.87</td>
<td>11.36</td>
</tr>
<tr>
<td>(f_4(x))</td>
<td>7</td>
<td>(10^{-4})</td>
<td>35.35</td>
<td>71.75</td>
</tr>
</tbody>
</table>

TABLE II: Performance results for sequential implementation on CPU, previous implementation (without memory optimization) on one GPU device, memory optimized implementation with one and 24 GPU devices for benchmark functions in Table I.

<table>
<thead>
<tr>
<th>(\tau_{rel})</th>
<th>Sequential time (sec.)</th>
<th>GPU time without memory optimization (sec.)</th>
<th>GPU time with memory optimization (sec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(F_{\text{IRST PHASE}})</td>
<td>(S_{\text{SECOND PHASE}})</td>
<td>(F_{\text{FIRST PHASE}})</td>
</tr>
<tr>
<td>(10^{-2})</td>
<td>2.4</td>
<td>1.3</td>
<td>0.019</td>
</tr>
<tr>
<td>(10^{-3})</td>
<td>315.3</td>
<td>1.1</td>
<td>0.022</td>
</tr>
<tr>
<td>(10^{-4})</td>
<td>3621.3</td>
<td>1.0</td>
<td>0.023</td>
</tr>
</tbody>
</table>

TABLE III: Breakdown of time for the two components \(F_{\text{FIRST PHASE}}\) and \(S_{\text{SECOND PHASE}}\) for the implementation without memory optimization and with memory optimization on one GPU for the function \(f_2(x)\) in 4-D space.

Fig. 1: Speedup results for previous implementation (without memory optimization) and the implementation with memory optimization on one GPU device for the function \(f_2(x)\) in 4-D space.

Fig. 2: Speedup results for the memory optimized implementation on GPU with varying number of GPUs for two functions: \(f_1(x)\) in 7-D and \(f_2(x)\) in 4-D (speedup is with reference to the memory optimized implementation on one GPU).

B. Implementation on Multiple GPUs

We performed experiments to see the impact on the speedup with the number of GPU devices. Figure 2 illustrate speedup plots for two different functions: \(f_2(x)\) in 4-D space with a relative error of \(\tau = 10^{-4}\) and \(f_1(x)\) in 7-D space with relative error of \(\tau = 10^{-4}\). These two functions are chosen to illustrate different behaviors of all the simulations executed. The speedup here is with reference to the memory optimized implementation on one GPU device. We observe a speedup of up to 14 on 24 GPU devices compared against one GPU device. This translates to an overall speedup of up to 3250 with 24 GPUs compared to a sequential implementation.

With the increase in number of GPUs, \(F_{\text{FIRST PHASE}}\) kernel generates more balanced computational load and thus improving the performance. The load balancing nature of \(F_{\text{FIRST PHASE}}\) has been proved to be an important strategy in [8]. In our multi-GPU approach the overall execution time is a combination of \(F_{\text{FIRST PHASE}}\) kernel, \(S_{\text{SECOND PHASE}}\) kernel and other overheads. The overheads include MPI communication between the compute nodes, GPU device initialization and so on.
In Figure 2, we observe a near-linear scaling of up to 24 GPUs for the function $f_2(x)$. Table IV and Figure 3 shows the breakdown of the execution time for different components of the implementation. We observe a near linear increase in execution time for FirstPhase. With every new device in the cluster, the FirstPhase performs more work to generate a relatively larger list of subregions and thus resulting in a linear increase in execution time. SecondPhase is the computational intensive component of the algorithm which is distributed across multiple GPU devices. Thus SecondPhase time decreases with increase in number of GPU devices and thereby improving the overall performance. We notice that the overhead involved in the implementation grows with the number of GPU devices which can potentially bring down the performance. However, for the function $f_2(x)$ the performance gain is dominated by the SecondPhase and thereby suppressing the effects of overhead.

In Figure 2 we see a clear deviation from the linear scaling as the number of GPUs are increased for the function $f_1(x)$. Figure 4 and Table V shows the split time for the different components of implementation. We notice that with increase in number of devices the execution time is dominated by the FirstPhase and other additional overheads. This function attains its maximum performance benefit with 12 GPU devices and beyond which the FirstPhase time grows linearly with the number of devices. This behavior of function $f_1(x)$ limits the speedup in multi-GPU environment. Note that in general the speedup scales near linearly with the increase in number of devices until a threshold number of device beyond which the performance would degrade due to additional overheads involved.

### Table IV: Breakdown of GPU computation time with different number of GPUs for the function $f_2(x)$ in 4-D space.

<table>
<thead>
<tr>
<th>GPU devices</th>
<th>Total time (sec.)</th>
<th>FirstPhase time (sec.)</th>
<th>SecondPhase time (sec.)</th>
<th>Overhead time (sec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>15.1</td>
<td>0.02</td>
<td>15.07</td>
<td>0.025</td>
</tr>
<tr>
<td>2</td>
<td>8.1</td>
<td>0.05</td>
<td>8.03</td>
<td>0.11</td>
</tr>
<tr>
<td>4</td>
<td>4.8</td>
<td>0.08</td>
<td>4.30</td>
<td>0.42</td>
</tr>
<tr>
<td>8</td>
<td>2.3</td>
<td>0.15</td>
<td>2.16</td>
<td>0.59</td>
</tr>
<tr>
<td>12</td>
<td>2.2</td>
<td>0.28</td>
<td>1.14</td>
<td>0.76</td>
</tr>
<tr>
<td>20</td>
<td>2.0</td>
<td>0.29</td>
<td>0.95</td>
<td>0.79</td>
</tr>
<tr>
<td>24</td>
<td>1.9</td>
<td>0.29</td>
<td>0.83</td>
<td>0.79</td>
</tr>
</tbody>
</table>

### Table V: Breakdown of GPU computation time with different number of GPUs for the function $f_1(x)$ in 7-D space.

<table>
<thead>
<tr>
<th>GPU devices</th>
<th>Total time (sec.)</th>
<th>FirstPhase time (sec.)</th>
<th>SecondPhase time (sec.)</th>
<th>Overhead time (sec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>7.45</td>
<td>0.04</td>
<td>7.41</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>5.39</td>
<td>0.06</td>
<td>5.33</td>
<td>0.15</td>
</tr>
<tr>
<td>4</td>
<td>4.13</td>
<td>0.09</td>
<td>4.04</td>
<td>0.46</td>
</tr>
<tr>
<td>8</td>
<td>2.07</td>
<td>0.22</td>
<td>1.85</td>
<td>0.38</td>
</tr>
<tr>
<td>12</td>
<td>1.64</td>
<td>0.46</td>
<td>1.18</td>
<td>0.30</td>
</tr>
<tr>
<td>16</td>
<td>1.9</td>
<td>0.77</td>
<td>0.12</td>
<td>0.51</td>
</tr>
<tr>
<td>20</td>
<td>1.9</td>
<td>0.77</td>
<td>0.12</td>
<td>0.58</td>
</tr>
<tr>
<td>24</td>
<td>1.8</td>
<td>1.019</td>
<td>0.39</td>
<td>0.41</td>
</tr>
</tbody>
</table>

Fig. 3: Graph showing the split computation time with different number of GPUs for the function $f_2(x)$ in 4-D space.

Fig. 4: Graph showing the split computation time with different number of GPUs for the function $f_1(x)$ in 7-D space.

**VI. Conclusion**

In this paper, we presented a memory-efficient algorithm for solving multidimensional numerical integration on a cluster of compute nodes with multiple GPU devices per node. We demonstrated that it is possible to significantly improve the performance by using shared memory in GPUs. We obtained a speedup of up to 240 on a single GPU device as compared to a speedup of 70 when memory optimization was not used. We demonstrated that a cluster with 6 compute nodes with 4 GPU devices per node can speedup the computation by a factor of 3250 compared to a leading sequential method. To enhance the performance further it is necessary to reduce the additional overhead involved in the multi-GPU implementation and improve the global memory efficiency by coalescing the memory access.
ACKNOWLEDGMENT

We would like to thank the support of the Jefferson Science Associates Project 712336 and the U.S. Department of Energy Contract No. DE-AC05-06OR23177.

REFERENCES